This paper reports a novel L-shaped Impact-ionization MOS (LI-MOS) transistor structure that achieves a subthreshold swing of well below 60 mV/decade at room temperature and operates at a low supply voltage. The device features an L-shaped or elevated Impact-ionization region (I-region) which displaces the hot carrier activity away from the gate dielectric region to improve hot carrier reliability and V T stability problems. Device physics and design principles for the LI-MOS transistor are detailed through extensive two-dimensional device simulations. The LI-MOS transistor exhibits excellent scalability, making it suitable for augmenting the performance of standard CMOS transistors in future technology generations.
Introduction
CMOS device scaling faces formidable challenges. Continuous reduction of V T with device scaling results in higher subthreshold leakage current I off and static power consumption, and is limited by the non-scalability of the subthreshold swing S. To realize S of less than 60 mV/decade at room temperature, a device structure [1] that modulates the breakdown voltage of a gated p-i-n structure to switch between the off and on states was proposed. The Impact-ionization MOS (I-MOS) device exploits the avalanche effect of impact ionization to realize a steep increase of current from the off-state to the on-state. An alternative device structure, the L-shaped I-MOS (LI-MOS) [2] that uses elevated or L-shaped Impact-ionization region (I-region) relocates the impact ionization activity away from the gate dielectric region, thus reducing V T instability due to hot carriers. A selective epitaxial growth (SEG) which forms the elevated I-region allows accurate dopant profile engineering and easy controllability and scalability of the I-region dimensions. In addition, the LI-MOS device has a compact self-aligned device structure to improve packing density and is also CMOSprocess-compatible. This paper reports insights into the device physics and key device design principles of the LI-MOS transistor, and explores its scalability for future technology generations.
Device Structure and Physics
The LI-MOS transistor has a L-shaped I-region comprising an elevated I-region with thickness T I and resistance R V , and a horizontal I-region with length L S and resistance SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES Vol. 12 Edited by T. Grasser and S. Selberherr -September 2007 R H (Fig. 1(a) ). The L-shaped I-region has a total length L I = T I +L S . The horizontal portion of the I-region has a p-type doping concentration N B , and the elevated I-region has a doping concentration of 1×10 13 cm -3 . The doping concentrations in the n + drain and p + source are 2×10 20 cm -3 . Synopsys TCAD tools were used to study the device physics and design principles. Self-consistent impact ionization model [3] and bandto-band tunneling model were used with other essential models to accurately simulate sub-100 nm gate length devices at 300 K. The concentration contour plot of holes generated by impact ionization for a Ge LI-MOS is shown. The majority of the holes generated are confined to the I-region (Gray).
The I-MOS transistor operates in the two states. In the off-state, the source is at a negative bias with the drain at a positive bias. Hence, the off-state current is the drift of the minority electron carriers. In the on-state, the gate induces sufficient band bending in the I-region to cause impact-ionization. Fig. 1(b) depicts the concentration contours of holes generated by impact-ionization in a Ge LI-MOS. By altering the resistance values of R V and R H (i.e. N B , T I , and L S ), hot carrier reliability could be improved by displacing the impact ionization activity away from the gate dielectric region. For instance, increasing N B causes more voltage drop across R V and increases the electric field in the elevated I-region. As a result, hot carrier activity is reduced in the horizontal I-region, and most of the hot carriers are confined in the elevated Iregion. In this study, the LI-MOS device is formed on a Germanium-on-Insulator (GOI) substrate to exploit the high impact ionization coefficient of Ge. The benefits of Ge comes not only from lower breakdown voltage, but also much lower off-state current I off and higher on-state current I on . Fig. 2(a) shows the dependence of I D -V G on N B and excellent subthreshold swings of ~1 mV/decade for Ge n-channel LI-MOS transistors. V T decreases with increasing N B , as illustrated in Fig. 2(b) unlike in conventional MOS transistors. Increasing N B leads to a greater voltage drop across the elevated I-region, therefore leading to higher electric field, increased impact ionization, and reduced V T . The depletion width and R H depend inversely on N B which causes V T to decrease. In addition, I off is found to be lower in devices with lower V T (higher N B ) than in devices with higher V T (lower N B ). See Fig. 3(a) . This is explained by a well-known inverse proportionality of I off to N B for a p-i-n diode [4] . Unlike the lateral I-MOS [1] where changing the substrate doping N B affects the whole I-region directly, the intrinsic region could be maintained in the elevated I-region while optimizing N B for better breakdown characteristics in the LI-MOS. Fig. 3(b) shows that V T increases with increasing T I , for various L S values. An effective way to control V T is through control of the thickness of the elevated I-region T I by SEG. The use of SEG automatically miniaturizes the LI-MOS as there is no area penalty for including the elevated I-region. L S may also be employed to tune V T over a wide range if needed. However, I off increases rapidly as L I becomes comparable to L G (Fig. 4(a) ). Nevertheless, higher N B allows simultaneous realization of lower V T and lower I off , enabling device operation at lower V DD and yet out-perform the I off -I on specifications in the International Technology Roadmap for Semiconductors (ITRS-2006) [5] . 
Device Design and Optimization

Device Scalability
To illustrate the scalability of the Ge LI-MOS transistor, simulations were carried out for each I-MOS technology node. An I-MOS technology node employs device structure parameters, e.g. gate length L G , that are identical to those in the corresponding high-performance (HP) logic technology node [5] , but T I and L S are used to optimize device performance. I-MOS transistors may be designed to achieve Low Static Power (LSP) or Low Dynamic Power (LDP) while maintaining high performance. I-MOS for LSP applications, i.e. I-LSP technology, may employ the same V DD as those in the corresponding HP CMOS technology node. Fig. 4(b) shows that I-LSP transistors demonstrate superb performance (lower I off and higher I on ) that exceeds the ITRS-2006 projections. I-MOS for LDP applications, i.e. I-LDP technology, may employ aggressively reduced V DD while satisfying the I on specifications in ITRS-2006 [5] .
Conclusion
The Ge LI-MOS, or I-MOS with an elevated impact-ionization region, is a CMOSprocess-compatible technology that is promising for augmenting the performance of conventional CMOS transistors. Its L-shaped impact-ionization structure allows the diversion of hot carrier activity away from the gate dielectric region, a critical improvement over existing I-MOS structures. The Ge LI-MOS device has excellent scalability in future technology nodes, enabling very significant reduction of power consumption in high-performance logic applications.
